System Modelling of a large FPGA project: the SKA Tile Processing Module





Carolina Belli

SKA – Low Frequency Aperture Array (LFAA)



SKA: large scale project with remarkable scientific relevance.

The "Low-Frequency Aperture Array" (LFAA) element is the set of antennas, of board amplifiers and local processing required for the Aperture Array telescope of SKA.

- The LFAA covers the lowest frequency band for the SKA telescope: 50MHz 350MHz.
- LFAA is an all-electronic telescope, based on stationary antennas and having a capability enabled by advanced signal processing and computing.



Source: www.skatelescope.org



System Modelling Language (SysML)



- Unified Modelling Language (UML): general-purpose, developmental, modeling language in the field of software engineering, it is intended to provide a standard way to visualize the design of a system.
- SysML: UML's customization for engineering applications.
- SysML main characteristics and advantages:
 - Interdisciplinary approach;
 - Identification of customer needs and project's main functionalities from the very beginning of the development cycle;
 - Business and technical needs are considered in parallel during the design (e.g. costs and schedule, required and expected performances) at different scale levels;
 - The model represents the system in its totality and consistency a change in one of the diagrams entails changes in all the connected ones.

Source: The Unified Modelling Language User Guide, (2 ed.). Addison-Wesley. 2005.



SysML application to SKA

ENDER KILDMERE ARAN

Main step in the application of SysML to SKA:

- Science requirements of the SKA:
 - What the SKA must do;
 - How the SKA will perform.
- Applicability in the real world:
 - SKA must be built in the real world;
 - SKA will be operated by humans;
 - SKA will use existing or projected technology;
 - SKA will exist within a legal framework;
 - SKA must respect the environment.
- Iterative process: additional requirements and constraints to be taken into account during SKA designing.

SysML approach to system design



- From requirements to data:
 - Identification of requirements;
 - Development of system Use Case;
 - Definition of main functionality: elements and actions undertaken by elements;
 - Definition of elements characteristics: data and interfaces between elements.



SysML application to LFAA



SKA Low Telescope – SysML model:

Composed by several diagrams.

NATIONAL INSTITUTE FOR ASTROPHYSICS

- Highlight different views of the same aspects.
- Identify connections between different aspects and the project.



Tile Processing Module (TPM)



LFAA Station:

- 256 antennas: 16 tiles of 16 antennas.
- Each tile: served by a Tile Processing Module (TPM);
- Each TPM served by two FPGAs.



Tile Processing Module structure

INAF
 ISTITUTO NAZIONALE
 DI ASTROFISICA
 NATIONAL INSTITUTE
 FOR ASTROPHYSICS

TPM diagrams



Up to now, the TPM model include the following types of diagram for parts and sub-parts of the project:

- <u>Use Case Diagram</u> (uc): UC diagrams document how a system will be used, identifying which are the actors and how they interact with the system.
- <u>Activity Diagram</u> (act): ACT diagrams document what happens when a use case is executed. They can show alternatives and parallel activities within a workflow.
- <u>Block Definition Diagram</u> (bdd): BDDs describe the architecture of a system and represent the system hierarchy in terms of system and sub-systems. They are constituted by blocks, defining their features and any relationships between them.
- Internal Block Diagram (ibd): IBDs capture the internal structure of a block in terms of properties and connections among properties.

Tile Processing Module – Use Case Diagram





Tile Processing Module – Activity Diagram







Tile Processing Module – Block Definition «se2.ProductTreeDiagram» Diagram Package Signal Processing Firmware_Structure [Signal Processing Firmware_ProductTree]





INAF
 ISTITUTO NAZIONALE
 DI ASTROFISICA
 NATIONAL INSTITUTE
 FOR ASTROPHYSICS

Tile Processing Module – Internal Block Diagram







Tile Beamformer – Activity Diagram





$$out(freq) = \sum_{k} exp(i \cdot \tau(k) \cdot freq) \cdot x(k, freq)$$



Tile Beamformer – Block Definition Diagram







Tile Beamformer – Internal Block Diagram







Station Beamformer – Activity Diagram





INAF
 ISTITUTO NAZIONALE
 DI ASTROFISICA
 NATIONAL INSTITUTE
 FOR ASTROPHYSICS

Station Beamformer – Block Definition Diagram



«se2.ProductTreeDiagram»

bdd [Package] Station Beamformer_Structure [Station Beamformer_ProductTree]



INAF ISTITUTO N

DI ASTROF NATIONAL INSTITUTE FOR ASTROPHYSICS

Station Beamformer – Internal Block Diagram







Cornerturner – Block Definition Diagram and Internal Block Diagram







DI ASTROFISICA NATIONAL INSTITUTE FOR ASTROPHYSICS

Cornerturner – VHDL code



	library common lib, ddr lib, cornerturner lib:
	use common lib.all:
- Project - SKA	use ddr lib.ddr pkg.ALL:
File corperturner vhd	entity declaration
- Author - comprendercetri astro its	
- Last modified by stattact, compose	ENTITY cornerturner IS
Company - TNAC 040	GENERIC (
Crostad - 2015 12.02	DDB
Platform	a ddr word size : INTEGER := 64:! DDR word size
Ptationini :	a dar taf · INTEGER := 8 · L int clk 200 MHz DDR clk 800 MT/s)·
Stalidard : VIDL 95	g_ddtw : INTEGER := 29:! Inital DDR address space
Description	g_cov_w = INTEGER := 14:! Bow address space 128 M word DDR memory
- Description.	g col w : INTEGER := 10:! Column address space 1k-word row size
both based content turner for the term beamformer. Stores a whole elementary integration time	g_both v INTEGER := 3:1 & DDR banks
	g burst len - INTEGER = 64 Unumber of memory words per read/write burst
The state of the second st	- Input frame
I input infames contain a single time sample for all inequency channels. Each sample is composed in	data w · INTEGER := 48 L bits per sample (real) in DDR words
	g_data
and imaginary parts per two potarizations. Each value with the separately summed in the	g_n_frames - INIEGA - 122, - 1 Input frame tender to constructor
	g_hot_transfer . Integer .= 0,
	d tom pof chans · INTEGER ·= 4 · Frequency channels in an output frame
! Frame length is g_in_frame_length samples, received in the same number of clock cycles.	g_tym_not_chans : NTEGER := 2561 Frequency channess in an output frame
	g_cpm_frame_cer : interest := 250 Number of read memory barses in an output frame
! Frames stored in memory contain g in not trames time samples, for g tmp not out channels	
! channels. Each time sample is composed of g values per sample signed values with g in data w	
! bits each. Each frame is (g in not frames x g tpm not out channels) sample long.	
! consecutive groups of g_tpm_not_out_channels are stored in the 2**g_bank_w memory banks.	den clk TN_STD_LOGIC: Signal procession clock
	dsp ret · IN STD LOGIC, I Signal processing reset
! Memory word size is g ddr word size. It must accomodate one time sample, with the unused bits	applied . In Signat processing reset
- ! set to 0. Memory address is expressed as a vector of size (g addr w), with bits in order (msb	int block lan (TN INSTGNED(11 DOWNTO 0) == TO INSTGNED(102*8-1 12) Integration block length (in TPM frames)
	first tile · IN STD LOGIC
generics g addr w, g row w; g cot w, g dank w. These must match the actual memory chips used.	csn frame size : IN_STD LOGIC VECTOR(3 DOWNTO A) := "All1": Number (minus 1) of TPM frames in a CSP frame
I transformed to the moment controller at orch (interval)	inner chan loop: IN STD LOGIC VECTOR() DOWNTO () := "00":! Log of number of channels in inner loop for CSP frames
	max out chan : IN STD LOGIC VECTOR(7 DOWNTO 0) := x"2E":! Maximum transmitted channel
- I the necessary number of consecutive burst read nossibly intermixed with write accesses	Cascaded TPM frame - used if first tile=0
- Lare used to fill a whole tom frame	casc frame stb : IN STD LOGIC := '0':! Frame strobe from previous tile in chain
	casc frame id : IN STD LOGIC VECTOR(47 DOWNTO 0) := (OTHERS => '0');! Frame ID from previous tile in chain
I Output frames contain a tom frame length time samples for a nof out channels channels	casc frame out id : OUT STD LOGIC VECTOR(47 DOWNTO 0);! Frame ID of the generated frame
	casc frame rdy : OUT STD LOGIC;! Ready for frame strobe from previous tile in chain
- I TPM frames are sequenced in the hverarchic order:	
	Input frames, in dsp clk domain
! 2**(inner chan loop) frames with the same time interval, referring to the same number of	<pre>data_in : IN STD_LOGIC_VECTOR(g_data_w-1_DOWNTO 0);! Input data</pre>
! consecutive groups of (g tpm nof out channels) frequency channels	sop_in : IN STD_LOGIC;! Input data start of packet
	eop in : IN STD_LOGIC;! Input data end of packet
! The sequence is repeated for enough consecutive time intervals in order to fill the integration	dav_in : IN STD_LOGIC;! Input data valid
! period	rdy_in : OUT STD_LOGIC;! Input data ready
!	
! Sequence is repeated in order to send all frequency channels	Out data, in ddr_clk domain
!	data_out : OUT STD_LOGIC_VECTOR(g_ddr_word_size*g_ddr_tmf-1 DOWNTO 0);! Output data
! Integration time is measured in CSP frames, given in input signal inner_chan loop.	sop_out : OUT STD_LOGIC;! Output data start of packet
!	eop_out : OUT STD_LOGIC;! Output data end of packet
! Each CSP frame contains g_csp_nof_out_chans frequency channels, and g_csp_frame_length time	dav_out : OUT STD_LOGIC;! Output data valid
! samples.	ray_out : IN SID_LOGIC;! Output data ready
!	DDD DIVL is detailed
	UUK PHT, IN GOT CLK domain
Libraries:	dur cik : IN SID LUGLC;: DUR CLOCK
	dur phy out : OUI c dar phy out;: Dur address and control signals
library leee;	ENTITY corrections ();: DDK input/output signals
<pre>use ieee.std_logic_l164.all;</pre>	END ENTIT Corner Curner;
use IEEE.NUMERIC STD.all:	

INAF





Thank you for your attention

